

Fig. 2




Fig. 3




Fig. 4




Fig. 5

ENCODER




Fig. 6





Fig. 7

Fig. 8A Barrier Pin Signal







Fig. 8B

Fig. 9






Fig. 10

Full Buffer System




Fig. 11




Fig. 12